

FIG. 1




FIG. 2




FIG. 4




FIG. 5




FIG. 6




FIG. 7

FIG. 8 is a schematic diagram of an asynchronously resettable fast decoder 800. The decoder 800 includes a first input 802, a second input 803, and a word line 804. The decoder 800 includes a first input 802, a second input 803, and a word line 804. The decoder 800 includes a first input 802, a second input 803, and a word line 804.




FIG. 8




FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 15A




FIG. 15B




FIG. 16




FIG. 17




FIG. 18




FIG. 19





FIG. 20






FIG. 22A




FIG. 22B